

### Chapter 4 Let's build a processor!



# Introduction

- CPU performance factors
  - Instruction count
    - Determined by ISA and compiler
  - CPI and Cycle time
    - Determined by CPU hardware
- We will examine three MIPS implementations
  - A simplified version (single cycle and multi-cycle)
  - A more realistic pipelined version
- Simple subset, shows most aspects
  - Memory reference: I w, sw
  - Arithmetic/logical: add, sub, and, or, sI t
  - Control transfer: beq, j



# Instruction Execution


- $PC \rightarrow$  instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
  - Use ALU to calculate
    - Arithmetic result
    - Memory address for load/store
    - Branch target address
  - Access data memory for load/store
  - PC  $\leftarrow$  target address or PC + 4



#### **CPU Overview** 4 Add Add Data Register # Address ALUI PC Address Registers Instruction • Register # Data Instruction memory Register # memory Data




### **Multiplexers**



5



### Control





# Logic Design Basics


- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses
- Combinational element
  - Operate on data
  - Output is a function of input
- State (sequential) elements
  - Store information




### **Combinational Elements**

Adder


- AND-gate
  - Y = A & B



• Y = A + B



- Arithmetic/Logic Unit
  - Y = F(A, B)



Multiplexer


• Y = S ? I1 : I0

$$IO \rightarrow M \\ u \\ II \rightarrow V \\ S$$



### **State Elements**


- Unclocked vs. Clocked
- Clocks used in synchronous logic
  - when should an element that contains state be updated?





### An unclocked state element

- The set-reset latch
  - output depends on present inputs and also on past inputs





## Latches and Flip-flops

- Output is equal to the stored value inside the element (don't need to ask for permission to look at the value)
- Change of state (value) is based on the clock



### Latches and Flip-flops

 Latches: whenever the inputs change, and the clock is asserted,

> ''logically true'', — could mean electrically low

 Flip-flop: state changes only on a clock edge


### (edge-triggered methodology)

A clocking methodology defines when signals can be read and written — wouldn't want to read a signal at the same time it was being written



### **D-latch**


- Two inputs:
  - the data value to be stored (D)
  - the clock signal (C) indicating when to read & store D
- Two outputs:
  - the value of the internal state (Q) and it's complement






### D flip-flop

#### Output changes only on the clock edge








### **Sequential Elements**


- Register: stores data in a circuit
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when Clk changes from 0 to 1





### **Sequential Elements**


- Register with write control
  - Only updates on clock edge when write control input is 1
  - Used when stored value is required later






# **Clocking Methodology**

- Combinational logic transforms data during clock cycles
  - Between clock edges
  - Input from state elements, output to state element
  - Longest delay determines clock period








Do you understand? What is the "Mux" above?




### Abstraction

Make sure you understand the abstractions!

Sometimes it is easy to think you do, when you don't








### **Register File**


#### Note: we still use the real clock to determine when to write





### Simple Implementation

#### Include the functional units we need for each instruction






# Building a Datapath

- Datapath
  - Elements that process data and addresses in the CPU
    - Registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
  - Refining the overview design




### **Instruction Fetch**





## **R-Format Instructions**

- Read two register operands
- Perform arithmetic/logical operation
- Write register result




a. Registers

b. ALU



### Load/Store Instructions

- Read register operands
- Calculate address using 16-bit offset
  - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory






# **Branch Instructions**

- Read register operands
- Compare operands
  - Use ALU, subtract and check Zero output
- Calculate target address
  - Sign-extend displacement
  - Shift left 2 places (word displacement)
  - Add to PC + 4
    - Already calculated by instruction fetch



#### **Branch Instructions**






### **Composing the Elements**

- First-cut data path does an instruction in one clock cycle
  - Each datapath element can only do one function at a time
  - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions




### **R-Type/Load/Store Datapath**





#### **Full Datapath**






### Control

 Selecting the operations to perform (ALU, read/write, etc.)

- Controlling the flow of data (multiplexer inputs)
- Information comes from the 32 bits of the instruction





 ALU's operation based on instruction type and function code



### Control

- e.g., what should the ALU do with this instruction
- Example: lw \$1, 100(\$2)

35	2	1	100		
	-	-			
op	rs	rt	16 bit number		



# **ALU Control**

- ALU used for
  - Load/Store: F = add
  - Branch: F = subtract
  - R-type: F depends on funct field

ALU control	Function		
0000	AND		
0001	OR		
0010	add		
0110	subtract		
0111	set-on-less-than		
1100	NOR		



# **ALU Control**


- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111




# The Main Control Unit

#### Control signals derived from instruction





#### Control





			Memto-	Reg	Mem	Mem			
Instruction	RegDst	ALUSrc	Reg	Write	Read	Write	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	Х	1	Х	0	0	1	0	0	0
beq	Х	0	Х	0	0	0	1	0	1



#### Control

## Simple combinational logic (truth tables)








### **Our Simple Control Structure**

- All of the logic is combinational
- We wait for everything to settle down, and the right thing to be done
  - ALU might not produce "right answer" right away
  - we use write signals along with clock to determine when to write



### **Our Simple Control Structure**


### Cycle time determined by length of the longest path



We are ignoring some details like setup and hold times




### **Datapath With Control**



41




### **R-Type Instruction**



42




### **Load Instruction**





### **Branch-on-Equal Instruction**



44




### Implementing Jumps



- Jump uses word address
- Update PC with concatenation of
  - Top 4 bits of old PC
  - 26-bit jump address
  - 00
- Need an extra control signal decoded from opcode



### **Datapath With Jumps Added**



46



### Performance Issues

- Longest delay determines clock period
  - Critical path: load instruction
  - Instruction memory  $\rightarrow$  register file  $\rightarrow$  ALU  $\rightarrow$  data memory  $\rightarrow$  register file
- Not feasible to vary period for different instructions
- Violates design principle
  - Making the common case fast
- We will improve performance by pipelining




### Where we are headed

- Single Cycle Problems:
  - what if we had a more complicated instruction like floating point?
  - requires more area
- One Solution:
  - use a "smaller" cycle time
  - have different instructions take different numbers of cycles
  - a "multicycle" datapath:



### Where we are headed

- One Solution:
  - use a "smaller" cycle time
  - have different instructions take different numbers of cycles
  - a "multicycle" datapath:






### Multicycle Approach

- We will be reusing functional units
  - ALU used to compute address and to increment PC
  - Memory used for instruction and data
- Our control signals will not be determined soley by instruction
  - e.g., what should the ALU do for a "subtract" instruction?
- We'll use a finite state machine for control



# Review: finite state machines

- Finite state machines:
  - a set of states and
  - next state function (determined by current state and the input)
  - output function (determined by current state and possibly input)



We'll use a Moore machine (output based only on current state)



# Review: finite state machines

#### Example:

**B.** 21 A friend would like you to build an "electronic eye" for use as a fake security device. The device consists of three lights lined up in a row, controlled by the outputs Left, Middle, and Right, which, if asserted, indicate that a light should be on. Only one light is on at a time, and the light "moves" from left to right and then from right to left, thus scaring away thieves who believe that the device is monitoring their activity. Draw the graphical representation for the finite state machine used to specify the electronic eye. Note that the rate of the eye's movement will be controlled by the clock speed (which should not be too great) and that there are essentially no inputs.




### Multicycle Approach

- Break up the instructions into steps, each step takes a cycle
  - balance the amount of work to be done
  - restrict each cycle to use only one major functional unit
- At the end of a cycle
  - store values for use in later cycles (easiest thing to do)
  - introduce additional "internal" registers



### Multicycle Approach

- At the end of a cycle
  - store values for use in later cycles (easiest thing to do)
  - introduce additional "internal" registers





# Instructions from ISA perspective

- Consider each instruction from perspective of ISA.
- Example:
  - The add instruction changes a register.
  - Register specified by bits 15:11 of instruction.
  - Instruction specified by the PC.
  - New value is the sum ("op") of two registers.



# Instructions from ISA perspective

Example:

Registers specified by bits 25:21 and 20:16 of the instruction Reg[Memory[PC][15:11]] <= Reg[Memory[PC][25:21]] op Reg[Memory[PC][20:16]]

 In order to accomplish this we must break up the instruction.

(kind of like introducing variables when programming) Electrical & Computer Engineering



# Breaking down an instruction

ISA definition of arithmetic:

Reg[Memory[PC][15:11]] <=
Reg[Memory[PC][25:21]] op</pre>

Reg[Memory[PC][20:16]]



# Breaking down an instruction

### Could break down to:

- IR <= Memory[PC]</pre>
- A <= Reg[IR[25:21]]
- B <= Reg[IR[20:16]]
- ALUOUT <= A op B</p>
- Reg[IR[20:16]] <= ALUOut</pre>

## We forgot an important part of the definition of arithmetic!

■ PC <= PC + 4



- We define each instruction from the ISA perspective (do this!)
- Break it down into steps following our rule that data flows through at most one major functional unit (e.g., balance work across steps)

Idea behind multicycle

- Introduce new registers as needed (e.g, A, B, ALUOut, MDR, etc.)
- Finally try and pack as much work into each step

(avoid unnecessary cycles) while also trying to share steps where possible

(minimizes control, helps to simplify solution)

Electrical & Computer Engineering School of Engineering THE COLLEGE OF NEW JERSEY The College of New Jersey



### **Five Execution Steps**

- Instruction Fetch
- Instruction Decode and Register Fetch
- Execution, Memory Address Computation, or Branch Completion
- Memory Access or R-type instruction completion
- Write-back step INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!



### Step 1: Instruction Fetch

- Use PC to get instruction and put it in the Instruction Register.
- Increment the PC by 4 and put the result back in the PC.
- Can be described succinctly using RTL "Register-Transfer Language"

IR = Memory[PC];

PC = PC + 4;

Can we figure out the values of the control signals? What is the advantage of updating the PC now?



#### Step 2: Instruction Decode and Register Fetch

- Read registers rs and rt in case we need them
- Compute the branch address in case the instruction is a branch
- RTL:

```
A = Reg[IR[25-21]];
```

```
B = Reg[IR[20-16]];
```

```
ALUOut = PC + (sign-extend(IR[15-0]) << 2);
```

 We aren't setting any control lines based on the instruction type

(we are busy "decoding" it in our control logic)



### Step 3 (instruction dependent)

- ALU is performing one of three functions, based on instruction type
- Memory Reference: ALUOut = A + sign-extend(IR[15-0]);
- R-type:

ALUOut = A op B;

Branch:

if (A==B) PC = ALUOut;



### Step 4 (R-type or memoryaccess)

Loads and stores access memory MDR = Memory[ALUOut]; or Memory[ALUOut] = B;

### R-type instructions finish Reg[IR[15-11]] = ALUOut; The write actually takes place at the end of the cycle on the edge




### Write-back step

#### Reg[IR[20-16]] = MDR;

### Which instruction needs this? What about all the other instructions?





#### Summary:

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps					
Instruction fetch	IR = Memory[PC] PC = PC + 4								
Instruction decode/register fetch	A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2)								
Execution, address computation, branch/ jump completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A ==B) then PC = ALUOut	PC = PC [31-28] II (IR[25-0]<<2)					
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B							
Memory read completion		Load: Reg[IR[20-16]] = MDR							



### **Simple Questions**

How many cycles will it take to execute this code?

- lw \$t2, 0(\$t3)
  lw \$t3, 4(\$t3)
  beq \$t2, \$t3, Label #assume not
  add \$t5, \$t2, \$t3
  sw \$t5, 8(\$t3)
  Label: ...
- What is going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 takes place?



### Implementing the Control


- Value of control signals is dependent upon:
  - what instruction is being executed
  - which step is being performed
- Use the information we've acculumated to specify a finite state machine
  - specify the finite state machine graphically, or
  - use microprogramming
- Implementation can be derived from specification



### **Graphical Specification of FSM**

#### Note:


- don't care if not mentioned
- asserted if name only
- otherwise exact value
- How many state bits will we need?





# Finite State Machine for Control


### Implementation:





### **PLA Implementation**

### If I picked a horizontal or vertical line could you explain it?






- ROM = "Read Only Memory"
  - values of memory locations are fixed ahead of time
- A ROM can be used to implement a truth table
  - if the address is m-bits, we can address 2<sup>m</sup> entries in the ROM.
  - our outputs are the bits of data that the address points to.



- A ROM can be used to implement a truth table
  - if the address is m-bits, we can address 2<sup>m</sup> entries in the ROM.
  - our outputs are the bits of data that the address points to.

0



m is the "heigth", and n is the "width"



- How many inputs are there?

   6 bits for opcode, 4 bits for state =
   10 address lines
   (i.e., 2<sup>10</sup> = 1024 different
   addresses)
- How many outputs are there?
   16 datapath-control outputs, 4 state
   bits = 20 outputs



ROM is 2<sup>10</sup> x 20 = 20K bits (and a rather unusual size)

 Rather wasteful, since for lots of the entries, the outputs are the same — i.e., opcode is often ignored



## **ROM vs PLA**

Break up the table into two parts

 4 state bits tell you the 16
 outputs, 2<sup>4</sup> x 16 bits of ROM
 10 bits tell you the 4 next state
 bits, 2<sup>10</sup> x 4 bits of ROM
 Total: 4.3K bits of ROM



## **ROM vs PLA**

PLA is much smaller
 — can share product terms
 — only need entries that produce an

active output

- can take into account don't cares



#### ROM vs PLA


 Size is (#inputs × #product-terms) + (#outputs × #product-terms)
 For this example = (10x17)+(20x17) = 460 PLA cells

 PLA cells usually about the size of a ROM cell (slightly bigger)



#### **Another Implementation Style**


#### Complex instructions: the "next state" is often current state + 1





#### **Details**


Dispatch ROM 1					
Ор	Opcode name	Value			
000000	R-format	0110			
000010	jmp	1001			
000100	beq	1000			
100011	lw	0010			
101011	SW	0010			



State number	Address-control action	Value of AddrCtl
0	Use incremented state	3
1	Use dispatch ROM 1	1
2	Use dispatch ROM 2	2
3	Use incremented state	3
4	Replace state number by 0	0
5	Replace state number by 0	0
6	Use incremented state	3
7	7 Replace state number by 0	
8	Replace state number by 0 0	
9	Replace state number by 0	0



#### Microprogramming





# Microprogramming

- A specification methodology
  - appropriate if hundreds of opcodes, modes, cycles, etc.
  - signals specified symbolically using microinstructions



# Microprogramming

Label	ALU control	SRC1	SRC2	Register control	Memory	PCWrite control	Sequencing
Fetch	Add	PC	4		Read PC	ALU	Seq
	Add	PC	Extshft	Read			Dispatch 1
Mem1	Add	А	Extend				Dispatch 2
LW2					Read ALU		Seq
				Write MDR			Fetch
SW2					Write ALU		Fetch
Rformat1	Func code	А	В				Seq
				Write ALU			Fetch
BEQ1	Subt	А	В			ALUOut-cond	Fetch
JUMP1						Jump address	Fetch

- Will two implementations of the same architecture have the same microcode?
- What would a microassembler do?

# **Microinstruction format**

Field name	Value	Signals active	Comment
	Add	ALUOp = 00	Cause the ALU to add.
ALU control S	Subt	ALUOp = 01	Cause the ALU to subtract; this implements the compare for
			branches.
	Func code	ALUOp = 10	Use the instruction's function code to determine ALU control.
SRC1	PC	ALUSrcA = 0	Use the PC as the first ALU input.
	А	ALUSrcA = 1	Register A is the first ALU input.
	В	ALUSrcB = 00	Register B is the second ALU input.
SRC2	4	ALUSrcB = 01	Use 4 as the second ALU input.
	Extend	ALUSrcB = 10	Use output of the sign extension unit as the second ALU input.
	Extshft	ALUSrcB = 11	Use the output of the shift-by-two unit as the second ALU input.
	Read		Read two registers using the rs and rt fields of the IR as the register
			numbers and putting the data into registers A and B.
	Write ALU	RegWrite,	Write a register using the rd field of the IR as the register number and
Register		RegDst = 1,	the contents of the ALUOut as the data.
control		MemtoReg = 0	
	Write MDR	RegWrite,	Write a register using the rt field of the IR as the register number and
		RegDst = 0,	the contents of the MDR as the data.
		MemtoReg = 1	
	Read PC	MemRead,	Read memory using the PC as address; write result into IR (and
		lorD = 0	the MDR).
Memory	Read ALU	MemRead,	Read memory using the ALUOut as address; write result into MDR.
-		lorD = 1	
	Write ALU	MemWrite,	Write memory using the ALUOut as address, contents of B as the
		lorD = 1	data.
	ALU	PCSource = 00	Write the output of the ALU into the PC.
		PCWrite	
PC write control	ALUOut-cond	PCSource = 01,	If the Zero output of the ALU is active, write the PC with the contents
		PCWriteCond	of the register ALUOut.
	jump address	PCSource = 10,	Write the PC with the jump address from the instruction.
	· .	PCWrite	
Sequencing	Seq	AddrCtl = 11	Choose the next microinstruction sequentially.
	Fetch	AddrCtI = 00	Go to the first microinstruction to begin a new instruction.
	Dispatch 1	AddrCtl = 01	Dispatch using the ROM 1.
	Dispatch 2	AddrCtl = 10	Dispatch using the ROM 2.

ځ۸

The College of New Jersey



# Maximally vs. Minimally Encoded

- No encoding:
  - 1 bit for each datapath operation
  - faster, requires more memory (logic)
  - used for Vax 780 an astonishing 400K of memory!



## Maximally vs. Minimally Encoded

- Lots of encoding:
  - send the microinstructions through logic to get control signals
  - uses less memory, slower



# Maximally vs. Minimally Encoded

- Historical context of CISC:
  - Too much logic to put on a single chip with everything else
  - Use a ROM (or even RAM) to hold the microcode
  - It's easy to add new instructions



## Microcode: Trade-offs

- Distinction between specification and implementation is sometimes blurred
- Specification Advantages:
  - Easy to design and write
  - Design architecture and microcode in parallel



## Microcode: Trade-offs

- Implementation (off-chip ROM)
   Advantages
  - Easy to change since values are in memory
  - Can emulate other architectures
  - Can make use of internal registers




## Microcode: Trade-offs

- Implementation Disadvantages,
   SLOWER now that:
  - Control is implemented on same chip as processor
  - ROM is no longer faster than RAM
  - No need to go back and make changes



# The Big Picture





# **Historical Perspective**

- In the '60s and '70s microprogramming was very important for implementing machines
- This led to more sophisticated ISAs and the VAX
- In the '80s RISC processors based on pipelining became popular
- Pipelining the microinstructions is also possible!



# **Historical Perspective**

- Implementations of IA-32 architecture processors since 486 use:
  - "hardwired control" for simpler instructions (few cycles, FSM control implemented using PLA or random logic)
  - "microcoded control" for more complex instructions

(large numbers of cycles, central control store)





# **Historical Perspective**

The IA-64 architecture uses a RISCstyle ISA and can be implemented without a large central control store



 Pipelining is important (last IA-32 without it was 80386 in 1985)









 Pipelining is used for the simple instructions favored by compilers

"Simply put, a high performance implementation needs to ensure that the simple instructions execute quickly, and that the burden of the complexities of the instruction set penalize the complex, less frequently used, instructions"



Somewhere in all that "control" we must handle complex instructions







- Processor executes simple microinstructions, 70 bits wide (hardwired)
- 120 control lines for integer datapath (400 for floating point)
- If an instruction requires more than 4 microinstructions to implement, control from microcode ROM (8000 microinstructions)
- Its complicated!



# Summary

- If we understand the instructions... We can build a simple processor!
- If instructions take different amounts of time, multi-cycle is better
- Datapath implemented using:
  - Combinational logic for arithmetic
  - State holding elements to remember bits




# Summary

- Control implemented using:
  - Combinational logic for single-cycle implementation
  - Finite state machine for multi-cycle implementation



# Pipelining


#### Improve performance by increasing instruction throughput





# Pipelining Analogy

# Pipelined laundry: overlapping execution Parallelism improves performance



- Four loads:
  - Speedup

- Speedup
  - $= 2n/0.5n + 1.5 \approx 4$
  - = number of stages



# Pipelining


- What makes it easy
  - all instructions are the same length
  - just a few instruction formats
  - memory operands appear only in loads and stores
- What makes it hard?
  - structural hazards: suppose we had only one memory
  - control hazards: need to worry about branch instructions
  - data hazards: an instruction depends on a previous instruction




# Pipelining

- We'll build a simple pipeline and look at these issues
- We'll talk about modern processors and what really makes it hard:
  - exception handling
  - trying to improve performance with out-oforder execution, etc.






#### **Basic Idea**



What do we need to add to actually split the datapath into stages?



#### Pipelined Datapath




Can you find a problem even if there are no dependencies?

What instructions can we execute to manifest the problem?




#### **Corrected Datapath**





## Graphically Representing Pipelines




Can help with answering questions like:

- how many cycles does it take to execute this code?
- what is the ALU doing during cycle 4?
- use this representation to help understand datapaths



## **Pipeline Control**





# **Pipeline control**

- We have 5 stages. What needs to be controlled in each stage?
  - Instruction Fetch and PC Increment
  - Instruction Decode / Register Fetch
  - Execution
  - Memory Stage
  - Write Back



# **Pipeline control**


- How would control be handled in an automobile plant?
  - a fancy control center telling everyone what to do?
  - should we use a finite state machine?



# **Pipeline Control**


#### Pass control signals along just like the data

			ess Calo ntrol line		Memory access stage control lines			stage control lines	
Instruction	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Reg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
SW	Х	0	0	1	0	0	1	0	Х
beq	Х	0	1	0	1	0	0	0	Х






## Datapath with Control





## Dependencies

- Problem with starting next instruction before first is finished
  - dependencies that "go backward in time" are data hazards





## **Software Solution**

- Have compiler guarantee no hazards
- Where do we insert the "nops" ?

Problem: this really slows us down!



# **MIPS Pipeline**

- Five stages, one step per stage
  - **1.** IF: Instruction fetch from memory
  - 2. ID: Instruction decode & register read
  - 3. EX: Execute operation or calculate address
  - 4. MEM: Access memory operand
  - 5. WB: Write result back to register




# **Pipeline Performance**

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps



## **Pipeline Performance**





# Pipeline Speedup

- If all stages are balanced
   i.e., all take the same time
   Time between instructions<sub>pipelined</sub>
   = Time between instructions<sub>nonpipelined</sub>
   Number of stages
- If not balanced, speedup is less
- Speedup due to increased throughput
  - Latency (time for each instruction) does not decrease



# **Pipelining and ISA Design**

- MIPS ISA designed for pipelining
  - All instructions are 32-bits
    - Easier to fetch and decode in one cycle
    - c.f. x86: 1- to 17-byte instructions
  - Few and regular instruction formats
    - Can decode and read registers in one step
  - Load/store addressing
    - Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage
  - Alignment of memory operands
    - Memory access takes only one cycle



# Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
  - A required resource is busy
- Data hazard
  - Need to wait for previous instruction to complete its data read/write
- Control hazard
  - Deciding on control action depends on previous instruction



# **Structure Hazards**


- Conflict for use of a resource
- In MIPS pipeline with a single memory
  - Load/store requires data access
  - Instruction fetch would have to *stall* for that cycle
    - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
  - Or separate instruction/data caches



## **Data Hazards**

An instruction depends on completion of data access by a previous instruction


#### add <mark>\$s0</mark>, \$t0, \$t1 sub \$t2, <mark>\$s0</mark>, \$t3





# Forwarding (aka Bypassing)


Use result when it is computed
Don't wait for it to be stored in a register
Requires extra connections in the datapath





## Load-Use Data Hazard


- Can't always avoid stalls by forwarding
  - If value not computed when needed
  - Can't forward backward in time!






## Forwarding

- Use temporary results, don't wait for them to be written
  - register file forwarding to handle read/write to same register
  - ALU forwarding












## Can't always forward

- Load word can still cause a hazard:
  - an instruction tries to read a register following a load instruction that writes to the same register




Thus, we need a hazard detection unit to "stall" the load instruction



# **Stalling**


# We can stall the pipeline by keeping an instruction in the same stage





## **Hazard Detection Unit**

Stall by letting an instruction that won't write anything go forward




# Code Scheduling to Avoid Stalls

Reorder code to avoid use of load result in the next instruction

cNj

The College of New Jersey

C code for A = B + E; C = B + F;






# **Control Hazards**

- Branch determines flow of control
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction
    - Still working on ID stage of branch
- In MIPS pipeline
  - Need to compare registers and compute target early in the pipeline
  - Add hardware to do it in ID stage




## **Stall on Branch**

Wait until branch outcome determined before fetching next instruction





## Flushing Instructions






- Longer pipelines can't readily determine branch outcome early
  - Stall penalty becomes unacceptable
- Predict outcome of branch
  - Only stall if prediction is wrong
- In MIPS pipeline
  - Can predict branches not taken
  - Fetch instruction after branch, with no delay



## **MIPS with Predict Not Taken**





# More-Realistic Branch Prediction

- Static branch prediction
  - Based on typical branch behavior
  - Example: loop and if-statement branches
    - Predict backward branches taken
    - Predict forward branches not taken
- Dynamic branch prediction
  - Hardware measures actual branch behavior
    - e.g., record recent history of each branch
  - Assume future behavior will continue the trend
    - When wrong, stall while re-fetching, and update history



- Sophisticated Techniques:
  - A "branch target buffer" to help us look up the destination
  - Correlating predictors that base prediction on global behavior
    - and recently executed branches (e.g., prediction for a specific
    - branch instruction based on what happened in previous branches)



- Sophisticated Techniques:
  - Tournament predictors that use different types of prediction strategies and keep track of which one is performing best.
  - A "branch delay slot" which the compiler tries to fill with a useful instruction (make the one cycle delay part of the ISA)



- Branch prediction is especially important because it enables other more advanced pipelining techniques to be effective!
- Modern processors predict correctly 95% of the time!



## Improving Performance

Try and avoid stalls! E.g., reorder these instructions:



## Improving Performance

- Dynamic Pipeline Scheduling
  - Hardware chooses which instructions to execute next
  - Will execute instructions out of order (e.g., doesn't wait for a dependency to be resolved, but rather keeps going!)
  - Speculates on branches and keeps the pipeline full

(may need to rollback if prediction incorrect)

Trying to exploit instruction-level parallelism



## Improving Performance

- Add a "branch delay slot"
  - the next instruction after a branch is always executed
  - rely on compiler to "fill" the slot with something useful

 Superscalar: start more than one instruction in the same cycle



### **Dynamic Scheduling**

- The hardware performs the "scheduling"
  - hardware tries to find instructions to execute
  - out of order execution is possible
  - speculative execution and dynamic branch prediction




### **Pipeline Summary**

#### The BIG Picture

- Pipelining improves performance by increasing instruction throughput
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Subject to hazards
  - Structure, data, control
- Instruction set design affects complexity of pipeline implementation



#### **MIPS Pipelined Datapath**




147



### **Pipeline registers**

#### Need registers between stages

To hold information produced in previous cycle






### **Pipeline Operation**

- Cycle-by-cycle flow of instructions through the pipelined datapath
  - Single-clock-cycle" pipeline diagram
    - Shows pipeline usage in a single cycle
    - Highlight resources used
  - c.f. "multi-clock-cycle" diagram
    - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store




#### IF for Load, Store, ...








#### ID for Load, Store, ...




151






#### **EX for Load**












#### **MEM for Load**









#### WB for Load



# Corrected Datapath for The College of New Jersey Load









#### **EX for Store**




8W









#### **MEM for Store**








#### **WB for Store**





## Multi-Cycle Pipeline Diagram

#### Form showing resource usage





## Multi-Cycle Pipeline Diagram


### Traditional form

		Time (in	clock cycle	es) ——						
		CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
e o	rogram xecution rder n instructions)									
	lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
	sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
	add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
	lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
	add \$14, \$5, \$6					Instruction fetch	Instruction decode	Execution	Data access	Write back




### Single-Cycle Pipeline Diagram

#### State of pipeline in a given cycle



### Pipelined Control (Simplified)




The College of New Jersey




### **Pipelined Control**

- Control signals derived from instruction
  - As in single-cycle implementation





### **Pipelined Control**



164




### Data Hazards in ALU Instructions

Consider this sequence:

- sub **\$2**, **\$1**, **\$3**
- and \$12, **\$2**, \$5
- or \$13, \$6, <mark>\$2</mark>
- add \$14, **\$2**, **\$2**
- sw \$15,100(<mark>\$2</mark>)
- We can resolve hazards with forwarding
  - How do we detect when to forward?



### **Dependencies & Forwarding**






## Detecting the Need to Forward

#### Pass register numbers along pipeline

- e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
  - ID/EX.RegisterRs, ID/EX.RegisterRt
- Data hazards when

1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
2b. MEM/WB.RegisterRd = ID/EX.RegisterRt






## Detecting the Need to Forward

- But only if forwarding instruction will write to a register!
  - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not \$zero
  - EX/MEM.RegisterRd ≠ 0, MEM/WB.RegisterRd ≠ 0



### **Forwarding Paths**



b. With forwarding



### **Forwarding Conditions**

- EX hazard
  - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10
  - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10
- MEM hazard
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
     ForwardA = 01
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
     ForwardB = 01



### **Double Data Hazard**

Consider the sequence:

add \$1, \$1, \$2 add \$1, \$1, \$3 add \$1, \$1, \$4

- Both hazards occur
  - Want to use the most recent
- Revise MEM hazard condition
  - Only fwd if EX hazard condition isn't true




## **Revised Forwarding Condition**

- MEM hazard
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01




#### **Datapath with Forwarding**





#### Load-Use Data Hazard





### Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by
  - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
  - ID/EX.MemRead and ((ID/EX.RegisterRt = IF/ID.RegisterRs) or (ID/EX.RegisterRt = IF/ID.RegisterRt))
- If detected, stall and insert bubble




### How to Stall the Pipeline

- Force control values in ID/EX register to 0
  - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
  - Using instruction is decoded again
  - Following instruction is fetched again
  - 1-cycle stall allows MEM to read data for I w
    - Can subsequently forward to EX stage




### Stall/Bubble in the Pipeline






### Stall/Bubble in the Pipeline





### Datapath with Hazard Detection





### **Stalls and Performance**


#### The BIG Picture

- Stalls reduce performance
  - But are required to get correct results
- Compiler can arrange code to avoid hazards and stalls
  - Requires knowledge of the pipeline structure



### **Branch Hazards**

### If branch outcome determined in MEM






# **Reducing Branch Delay**

- Move hardware to determine outcome to ID stage
  - Target address adder
  - Register comparator
- Example: branch taken

36:	sub	\$10,	\$4,	\$8
40:	beq	\$1,	\$3,	7
44:	and	\$12,	\$2,	\$5
48:	or	\$13,	\$2,	\$6
52:	add	\$14,	\$4,	\$2
56:	sl t	\$15,	\$6,	\$7
72:	W	<b>\$4</b> ,	50(\$	7)




### **Example: Branch Taken**






### **Example: Branch Taken**





### **Data Hazards for Branches**

### If a comparison register is a destination of 2<sup>nd</sup> or 3<sup>rd</sup> preceding ALU instruction




### Can resolve using forwarding



### **Data Hazards for Branches**


- If a comparison register is a destination of preceding ALU instruction or 2<sup>nd</sup> preceding load instruction
  - Need 1 stall cycle





### **Data Hazards for Branches**

 If a comparison register is a destination of immediately preceding load instruction
 Need 2 stall cycles






# **Dynamic Branch Prediction**

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
  - Branch prediction buffer (aka branch history table)
  - Indexed by recent branch instruction addresses
  - Stores outcome (taken/not taken)
  - To execute a branch
    - Check table, expect the same outcome
    - Start fetching from fall-through or target
    - If wrong, flush pipeline and flip prediction



# **1-Bit Predictor: Shortcoming**

Inner loop branches mispredicted twice!




- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around



## **2-Bit Predictor**

 Only change prediction on two successive mispredictions



# The College of New Jersey

# Calculating the Branch Target

- Even with predictor, still need to calculate the target address
  - 1-cycle penalty for a taken branch
- Branch target buffer
  - Cache of target addresses
  - Indexed by PC when instruction fetched
    - If hit and instruction is branch predicted taken, can fetch target immediately



### **Exceptions and Interrupts**

- "Unexpected" events requiring change in flow of control
  - Different ISAs use the terms differently
- Exception
  - Arises within the CPU
    - e.g., undefined opcode, overflow, syscall, …
- Interrupt
  - From an external I/O controller
- Dealing with them without sacrificing performance is hard



# Handling Exceptions

- In MIPS, exceptions managed by a System Control Coprocessor (CP0)
- Save PC of offending (or interrupted) instruction
  - In MIPS: Exception Program Counter (EPC)
- Save indication of the problem
  - In MIPS: Cause register
  - We'll assume 1-bit
    - 0 for undefined opcode, 1 for overflow
- Jump to handler at 8000 00180



# An Alternate Mechanism

- Vectored Interrupts
  - Handler address determined by the cause
- Example:
  - Undefined opcode:
  - Overflow:
  - **.**...:

C000 0000 C000 0020 C000 0040

- Instructions either
  - Deal with the interrupt, or
  - Jump to real handler (ISR)



# Handler Actions

- Read cause, and transfer to relevant handler
- Determine action required
- If restartable
  - Take corrective action
  - use EPC to return to program
- Otherwise
  - Terminate program
  - Report error using EPC, cause, ...




## **Exceptions in a Pipeline**

- Another form of control hazard
- Consider overflow on add in EX stage add \$1, \$2, \$1
  - Prevent \$1 from being clobbered
  - Complete previous instructions
  - Flush add and subsequent instructions
  - Set Cause and EPC register values
  - Transfer control to handler
- Similar to mispredicted branch
  - Use much of the same hardware



### **Pipeline with Exceptions**





# **Exception Properties**

- Restartable exceptions
  - Pipeline can flush the instruction
  - Handler executes, then returns to the instruction
    - Refetched and executed from scratch
- PC saved in EPC register
  - Identifies causing instruction
  - Actually PC + 4 is saved
    - Handler must adjust



### **Exception Example**

#### Exception on add in

40	sub	\$11,	\$2,	\$4
44	and	\$12,	\$2,	\$5
48	or	\$13,	\$2,	\$6
4C	add	\$1,	\$2,	\$1
50	slt	\$15,	\$6,	\$7
54	l w	\$16,	50(	\$7)

#### Handler


...

...

80000180	SW	\$25,	1000(\$0)
80000184	SW	\$26,	1004(\$0)




### **Exception Example**





### **Exception Example**





# Multiple Exceptions

- Pipelining overlaps multiple instructions
  - Could have multiple exceptions at once
- Simple approach: deal with exception from earliest instruction
  - Flush subsequent instructions
  - "Precise" exceptions
- In complex pipelines
  - Multiple instructions issued per cycle
  - Out-of-order completion
  - Maintaining precise exceptions is difficult!



## **Imprecise Exceptions**

- Just stop pipeline and save state
  - Including exception cause(s)
- Let the handler work out
  - Which instruction(s) had exceptions
  - Which to complete or flush
    - May require "manual" completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines



#### Instruction-Level Parallelism (ILP)

- Pipelining: executing multiple instructions in parallel
- To increase ILP
  - Deeper pipeline
    - Less work per stage  $\Rightarrow$  shorter clock cycle
  - Multiple issue
    - Replicate pipeline stages ⇒ multiple pipelines
    - Start multiple instructions per clock cycle
    - CPI < 1, so use Instructions Per Cycle (IPC)
    - E.g., 4GHz 4-way multiple-issue
      - 16 BIPS, peak CPI = 0.25, peak IPC = 4
    - But dependencies reduce this in practice



# Multiple Issue

- Static multiple issue
  - Compiler groups instructions to be issued together
  - Packages them into "issue slots"
  - Compiler detects and avoids hazards
- Dynamic multiple issue
  - CPU examines instruction stream and chooses instructions to issue each cycle
  - Compiler can help by reordering instructions
  - CPU resolves hazards using advanced techniques at runtime



# **Speculation**

- "Guess" what to do with an instruction
  - Start operation as soon as possible
  - Check whether guess was right
    - If so, complete the operation
    - If not, roll-back and do the right thing
- Common to static and dynamic multiple issue
- Examples
  - Speculate on branch outcome
    - Roll back if path taken is different
  - Speculate on load
    - Roll back if location is updated



# Compiler/Hardware Speculation

- Compiler can reorder instructions
  - e.g., move load before branch
  - Can include "fix-up" instructions to recover from incorrect guess
- Hardware can look ahead for instructions to execute
  - Buffer results until it determines they are actually needed
  - Flush buffers on incorrect speculation



## **Speculation and Exceptions**

- What if exception occurs on a speculatively executed instruction?
  - e.g., speculative load before null-pointer check
- Static speculation
  - Can add ISA support for deferring exceptions
- Dynamic speculation
  - Can buffer exceptions until instruction completion (which may not occur)



# Static Multiple Issue

- Compiler groups instructions into "issue packets"
  - Group of instructions that can be issued on a single cycle
  - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
  - Specifies multiple concurrent operations
  - $\Rightarrow$  Very Long Instruction Word (VLIW)



### Scheduling Static Multiple Issue

- Compiler must remove some/all hazards
  - Reorder instructions into issue packets
  - No dependencies with a packet
  - Possibly some dependencies between packets
    - Varies between ISAs; compiler must know!
  - Pad with nop if necessary




### **MIPS with Static Dual Issue**

- Two-issue packets
  - One ALU/branch instruction
  - One load/store instruction
  - 64-bit aligned
    - ALU/branch, then load/store
    - Pad an unused instruction with nop

Address	Instruction type	Pipeline Stages						
n	ALU/branch	IF	ID	EX	MEM	WB		
n + 4	Load/store	IF	ID	EX	MEM	WB		
n + 8	ALU/branch		IF	ID	EX	MEM	WB	
n + 12	Load/store		IF	ID	EX	MEM	WB	
n + 16	ALU/branch			IF	ID	EX	MEM	WB
n + 20	Load/store			IF	ID	EX	MEM	WB



### **MIPS with Static Dual Issue**





### Hazards in the Dual-Issue MIPS

- More instructions executing in parallel
- EX data hazard
  - Forwarding avoided stalls with single-issue
  - Now can't use ALU result in load/store in same packet
    - add \$t0, \$s0, \$s1
       load \$s2, 0(\$t0)
    - Split into two packets, effectively a stall
- Load-use hazard
  - Still one cycle use latency, but now two instructions
- More aggressive scheduling required



# Scheduling Example

### Schedule this for dual-issue MIPS

Loop:	W	\$t0,	0(\$s1)	<pre># \$t0=array element</pre>
	addu	\$t0,	<mark>\$t0</mark> , \$s2	<pre># add scalar in \$s2</pre>
	SW	\$t0,	0(\$s1)	<pre># store result</pre>
	addi	\$s1,	\$s1, -4	<pre># decrement pointer</pre>
	bne	\$s1,	\$zero, Loop	# branch \$s1!=0

	ALU/branch	Load/store	cycle
Loop:	nop	lw <mark>\$t0</mark> , 0(\$s1)	1
	addi <mark>\$s1</mark> , \$s1,-4	nop	2
	addu \$t0, <mark>\$t0</mark> , \$s2	nop	3
	bne <mark>\$s1</mark> , \$zero, Loop	sw \$t0, 4(\$s1)	4

IPC = 5/4 = 1.25 (c.f. peak IPC = 2)



# **Loop Unrolling**

- Replicate loop body to expose more parallelism
  - Reduces loop-control overhead
- Use different registers per replication
  - Called "register renaming"
  - Avoid loop-carried "anti-dependencies"
    - Store followed by a load of the same register
    - Aka "name dependence"
      - Reuse of a register name



## Loop Unrolling Example

	ALU/branch	Load/store	cycle
Loop:	addi <mark>\$s1</mark> , \$s1,-16	lw <mark>\$t0</mark> , 0(\$s1)	1
	nop	lw <mark>\$t1</mark> , 12(\$s1)	2
	addu \$t0, <mark>\$t0</mark> , \$s2	lw <mark>\$t2</mark> , 8(\$s1)	3
	addu \$t1, <mark>\$t1</mark> , \$s2	lw <mark>\$t3</mark> , 4(\$s1)	4
	addu \$t2, <mark>\$t2</mark> , \$s2	sw \$t0, 16(\$s1)	5
	addu \$t3, <mark>\$t4</mark> , \$s2	sw \$t1, 12(\$s1)	6
	nop	sw \$t2, 8(\$s1)	7
	bne <mark>\$s1</mark> , \$zero, Loop	sw \$t3, 4(\$s1)	8


#### ■ IPC = 14/8 = 1.75

Closer to 2, but at cost of registers and code size



## **Dynamic Multiple Issue**

- "Superscalar" processors
- CPU decides whether to issue 0, 1, 2, ... each cycle
  - Avoiding structural and data hazards
- Avoids the need for compiler scheduling
  - Though it may still help
  - Code semantics ensured by the CPU




# Dynamic Pipeline Scheduling

- Allow the CPU to execute instructions out of order to avoid stalls
  - But commit result to registers in order
- Example
  - I w \$t0, 20(\$s2)
    addu \$t1, \$t0, \$t2
    sub \$s4, \$s4, \$t3
    sI ti \$t5, \$s4, 20
  - Can start sub while addu is waiting for lw

The College of New Jersey



#### **Dynamically Scheduled CPU**





## **Register Renaming**

- Reservation stations and reorder buffer effectively provide register renaming
- On instruction issue to reservation station
  - If operand is available in register file or reorder buffer
    - Copied to reservation station
    - No longer required in the register; can be overwritten
  - If operand is not yet available
    - It will be provided to the reservation station by a function unit
    - Register update may not be required



## **Speculation**

- Predict branch and continue issuing
  - Don't commit until branch outcome determined
- Load speculation
  - Avoid load and cache miss delay
    - Predict the effective address
    - Predict loaded value
    - Load before completing outstanding stores
    - Bypass stored values to load unit
  - Don't commit load until speculation cleared



# Why Do Dynamic Scheduling?

Why not just let the compiler schedule code?

ځNJ

The College of New Jersey

- Not all stalls are predicable
  - e.g., cache misses
- Can't always schedule around branches
  - Branch outcome is dynamically determined
- Different implementations of an ISA have different latencies and hazards



#### **Does Multiple Issue Work?**

#### The BIG Picture

- Yes, but not as much as we'd like
- Programs have real dependencies that limit ILP
- Some dependencies are hard to eliminate
  - e.g., pointer aliasing
- Some parallelism is hard to expose
  - Limited window size during instruction issue
- Memory delays and limited bandwidth
  - Hard to keep pipelines full
- Speculation can help if done well




## **Power Efficiency**

- Complexity of dynamic scheduling and speculations requires power
- Multiple simpler cores may be better

Microprocessor	Year	Clock Rate	Pipeline Stages	lssue width	Out-of-order/ Speculation	Cores	Power
i486	1989	25MHz	5	1	No	1	5W
Pentium	1993	66MHz	5	2	No	1	10W
Pentium Pro	1997	200MHz	10	3	Yes	1	29W
P4 Willamette	2001	2000MHz	22	3	Yes	1	75W
P4 Prescott	2004	3600MHz	31	3	Yes	1	103W
Core	2006	2930MHz	14	4	Yes	2	75W
UltraSparc III	2003	1950MHz	14	4	No	1	90W
UltraSparc T1	2005	1200MHz	6	1	No	8	70W




#### The Opteron X4 Microarchitecture





#### **The Opteron X4 Pipeline Flow**

#### For integer operations



- FP is 5 stages longer
- Up to 106 RISC-ops in progress
- Bottlenecks
  - Complex instructions with long dependencies
  - Branch mispredictions
  - Memory access delays



# Fallacies

- Pipelining is easy (!)
  - The basic idea is easy
  - The devil is in the details
    - e.g., detecting data hazards
- Pipelining is independent of technology
  - So why haven't we always done pipelining?
  - More transistors make more advanced techniques feasible
  - Pipeline-related ISA design needs to take account of technology trends
    - e.g., predicated instructions



#### Pitfalls

- Poor ISA design can make pipelining harder
  - e.g., complex instruction sets (VAX, IA-32)
    - Significant overhead to make pipelining work
    - IA-32 micro-op approach
  - e.g., complex addressing modes
    - Register update side effects, memory indirection
  - e.g., delayed branches
    - Advanced pipelines have long delay slots



#### **Advanced Pipelining**

#### This class has given you the background you need to learn more!

Electrical and Computer Engineering School of Engineering THE COLLEGE OF NEW JERSEY



## **Concluding Remarks**

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput using parallelism
  - More instructions completed per second
  - Latency for each instruction not reduced
- Hazards: structural, data, control
- Multiple issue and dynamic scheduling (ILP)
  - Dependencies limit achievable parallelism
  - Complexity leads to the power wall