




$2^n$  inputs required to exhaustively test circuit  
(a)




$2^{n+m}$  inputs required to exhaustively test circuit  
For  $n = 25$   $m = 50$ ,  $1\mu\text{S}/\text{test}$ , the test time is over 1 billion years (Williams)  
(b)

**FIGURE 7.1** The combinational explosion in test vectors




**FIGURE 7.13** Multiplexer based testing

or a sec-  
 yzer to  
 ructured  
 in turn,  
 own in  
 k to the  
 nce, in  
 $1 + x +$   
 before  
 ers may  
 ncludes  
 ods for  
 uts of a  
 e to be  
 ach test  
 FSR. At  
 the syn-  
 outputs.  
 g a test  
 or bad.  
 create a





(a)

MODE	C <sub>0</sub>	C <sub>1</sub>	
A	0	0	Scan Mode
B	0	1	Reset
C	1	0	PRSG or Signature Analyzer
D	1	1	Parallel Registers




(b)


**FIGURE 7.22** Built-in logic block observation (BILBO): (a) individual register; (b) use in a system




**FIGURE 7.24** Boundary scan architecture




**FIGURE 7.25** TAP architecture



**FIGURE 7.26** TAP controller state diagram




(a)




(b)

**FIGURE 7.29** Boundary scan (a) input and (b) output cells



**FIGURE 7.30** Boundary scan tristate cell





**FIGURE 7.31** Boundary scan bidirectional cell