

FIGURE 3.1 Czochralski method for manufacturing silicon ingots

atmosph
 •
 •
 The o
 twice
 tical d
 in whi
 icon s
 3.1.3
 To bu
 tions
 epitax








FIGURE 3.7 A typical n-well CMOS process






Electrical & Computer Engineering
School of Engineering
THE COLLEGE OF NEW JERSEY






Electrical & Computer Engineering
School of Engineering
THE COLLEGE OF NEW JERSEY

Fall Semester, 2003








TABLE 3.3 Submicron CMOS Process Dimensions

| LAYER | | NEC ³⁰ | HITACHI ³¹ | TOSHIBA ³² | HITACHI ³³ | IBM ³⁴ |
|---------|-------|--------------------------------|-----------------------|-----------------------|-----------------------|-------------------|
| Gate | | 15nm | 13.5nm | 11nm | | 7nm |
| Oxide | | | | | | |
| Poly1 | Width | .55 μ (.65 μ for p) | .6 μ | .5 μ | .3 μ | .4 μ |
| | Space | .55 μ | .6 μ | .6 μ | | |
| Poly2 | Width | .55 μ | .6 μ | .5 μ | | |
| | Space | .55 μ | .6 μ | .6 μ | | |
| Poly3 | Width | .55 μ | .6 μ | .8 μ | | |
| | Space | .55 μ | .6 μ | .7 μ | | |
| Poly4 | Width | | .6 μ | | | |
| | Space | | .6 μ | | | |
| Contact | Size | | .6 μ | .6 μ | | |
| Metal1 | Width | .9 μ | .7 μ | 1.4 μ | .3 μ | |
| | Space | .55 μ | .6 μ | .7 μ | .4 μ | |
| Via | Size | | .6 μ | 1.2 μ | | |
| Metal2 | Width | .9 μ | .7 μ | 1.4 μ | .45 μ | |
| | Space | .55 μ | .6 μ | 1.2 μ | .65 μ | |
| Metal3 | Width | | | | .55 μ | |
| | Space | | | | .75 μ | |




FIGURE 3.25 n-well CMOS design rules




FIGURE 3.25 (continued)




FIGURE 3.29 The origin, model, and VI characteristics of CMOS Latchup




FIGURE 3.28 Guard rings