The PIC18 Microcontroller



The PIC18 Microcontroller

Han-Way Huang

Minnesota State University, Mankato

Copyright @ 2005 Thomson Delmar Learning

What is a computer?

Software

Hardware

Computer Hardware Organization



Copyright @ 2005 Thomson Delmar Learning

H. Huang Transparency No.1-2

The processor

Registers -- storage locations in the processor

Arithmetic logic unit

Control unit

program counter contains the address of the next instruction to be executed *status register* flags the instruction execution result

The microprocessor

A processor implemented on a very large scale integration (VLSI) chip Peripheral chips are needed to construct a product

The Microcontroller

The processor and peripheral functions implemented on one VLSI chip

Features of the PIC18 microcontroller

- 8-bit CPU
- 2 MB program memory space
- 256 bytes to 1KB of data EEPROM
- Up to 3968 bytes of on-chip SRAM
- 4 KB to 128KB flash program memory
- Sophisticated timer functions that include: input capture, output compare,
 PWM, real-time interrupt, and watchdog timer
- Serial communication interfaces: SCI, SPI, I2C, and CAN
- Background debug mode (BDM)
- 10-bit A/D converter
- Memory protection capability
- Instruction pipelining
- Operates at up to 40 MHz crystal oscillator

Embedded Systems

- A product that uses one or more microcontrollers as controller (s).
- End users are only interested in the functionality of the product but not on the microcontroller itself.
- Cell phones, home security system, automobiles, and many other products are examples of embedded products.

Semiconductor memory

- **Random-access memory** (RAM): same amount of time is required to access any location on the same chip
- **Read-only memory** (ROM): can only be read but not written to by the processor

Random-access memory

- **Dynamic random-access memory** (DRAM): need periodic refresh
- Static random-access memory (SRAM): no periodic refresh is required

Read-only memory

- Mask-programmed read-only memory (MROM): programmed when being manufactured
- **Programmable read-only memory** (PROM): can be programmed by the end user

Erasable programmable ROM (EPROM)

- 1. electrically programmable many times
- 2. erased by ultraviolet light (through a window)
- 3. erasable in bulk (whole chip in one erasure operation)

Electrically erasable programmable ROM (EEPROM)

- 1. electrically programmable many times
- 2. electrically erasable many times
- 3. can be erased one location, one row, or whole chip in one operation

Flash memory

- 1. electrically programmable many times
- 2. electrically erasable many times
- 3. can only be erased in bulk (either a block or the whole chip)

Computer software

- Computer programs are known as software
- A program is a sequence of instructions

Machine instruction

- A sequence of binary digits which can be executed by the processor
- Hard to understand, program, and debug for human being

Assembly language

- Defined by assembly instructions
- An assembly instruction is a mnemonic representation of a machine instruction
- Assembly programs must be translated before it can be executed -- translated by an assembler
- Programmers need to work on the program logic at a very low level and can't achieve high productivity.

High-level language

- Syntax of a high-level language is similar to English
- A translator is required to translate the program written in a high-level language -- done by a compiler
- Allows the user to work on the program logic at higher level.

Source code

- A program written in assembly or high-level language

Object code

- The output of an assembler or compiler

Source code and object code examples

address	object code	line no.	Source cod	le
 00001E	0E06	00010	movlw	0x06
000020	6E11	00011	movwf	0x11,A
000022	0E07	00012	movlw	0x07
000024	6E12	00013	movwf	0x12,A
000026	0E08	00014	movlw	0x08
000028	6E13	00015	movwf	0x13,A
00002A	0E05	00016	movlw	0x05
00002C	5E10	00017	subwf	0x10,F,A
00002E	5E11	00018	subwf	x11,F,A

Radix Specification

- Hexadecimal (or hex) number is specified by adding the prefix **0x** or by enclosing the number with single quotes and preceding it by an H.
- 0x02, 0x1234, H`2040' are hex numbers
- Decimal numbers are enclosed by single quotes and preceded by letter D.
- **D`10'** and **D`123'** are decimal numbers
- Octal and binary numbers are similarly specified.
- O`234' is an octal number; B'01011100' is a binary number.

Memory Addressing

- Memory consists of a sequence of directly addressable locations.
- A location is referred to as an **information unit**.
- A memory location can be used to store **data**, **instruction**, and the **status** of peripheral devices.
- A memory location has two components: an **address** and its **contents**.



Figure 1.2 The components of a memory location

Copyright @ 2005 Thomson Delmar Learning

The PIC18 Memory Organization

- Data Memory and Program Memory are separated
- Separation of data memory and program memory makes possible the simultaneous access of data and instruction.
- Data memory are used as general-purpose registers or special function registers
- On-chip Data EEPROM are provided in some PIC18 MCUs



PIC18 Data Memory

- Implemented in SRAM and consists of **general-purpose registers** and **special-function registers**. Both are referred to as **data registers**.
- A PIC18 MCU may have up to 4096 bytes of data memory.
- Data memory is divided into banks. Each bank has 256 bytes.
- General-purpose registers are used to hold dynamic data.
- Special-function registers are used to control the operation of peripheral functions.
- Only one bank is active at any time. The active bank is specified by the BSR register.
- Bank switching is an overhead and can be error-prone
- PIC18 implements the **access bank** to reduce the problem caused by bank switching.
- Access bank consists of the lowest 96 bytes and the highest 160 bytes of the data memory space.



Program Memory Organization

- The program counter (PC) is 21-bit long, which enables the user program to access up to 2 MB of program memory.
- The PIC18 has a 31-entry return address stack to hold the return address for subroutine call.
- After power-on, the PIC18 starts to execute instructions from address 0.
- The location at address 0x08 is reserved for high-priority interrupt service routine.
- The location at address 0x18 is reserved for low-priority interrupt service routine.
- Up to 128KB (at present time) of program memory is inside the MCU chip.
- Part of the program memory is located outside of the MCU chip.



Copyright @ 2005 Thomson Delmar Learning

The PIC18 CPU Register

- The group of registers from 0xFD8 to 0xFFF are dedicated to the general control of MCU operation.
- The CPU registers are listed in Table 1.2.
- The WREG register is involved in the execution of many instructions.
- The STATUS register holds the status flags for the instruction execution and is shown in Figure 1.6.

Name Description	TOSUTop of stack (upper)TOSHTop of stack (high)TOSLTop of stack (low)STKPTRStack pointer	PCLATU Upper program counter latch PCLATH High program counter latch	TBLPTRU Table pointer upper byte	TBLPTRL Table pointer high byte	PRODH High product register	PRODL Low product register INTCON Interrupt control register	INTCON2 Interrupt control register 2 INTCON3 Interrupt control register 3	INDF0 ⁽¹⁾ Indirect file register pointer 0	POSTDEC0 ⁽¹⁾ Post decrement pointer 0 (to GP)	PLUSW0 ⁽¹⁾ Add WREG to FSR0	File select register 0 high byte FSR01	WREG Working register	INDF1 ⁽¹⁾ Indirect file register pointer 1 POSTINC1 ⁽¹⁾ Post increment pointer 1 (to GPR	POSTDEC1 ⁽¹⁾ Post decrement pointer 1 (to GPI	PREINC1 ⁽¹⁾ Preincrement pointer 1 (to GPRs PLITSW1 ⁽¹⁾ Add WRFG to FSR1	File select register 1 high byte	File select register 1 low byte BSR Bank select register	INDF2 ⁽¹⁾ Indirect file register pointer 2	POSTINC2 ⁽¹⁾ Post increment pointer 2 (to GPF	PREINC2 ⁽¹⁾ Preincrement pointer 2 (to GPRs	PLUSW2 ⁽¹⁾ Add WREG to FSR2	FSK2H File select register 2 high byte FSR2L File select register 2 low byte	STATUS Status regoster
D	Top of stack Top of stack Top of stack Stack pointe	Upper prog High progra	Table pointe	Table pointe	I able latch High produc	Low produc Interrupt co	Interrupt con	Indirect file	Post decrem	Preincremer Add WREG	File select re File select re	Working reg	Indirect file Post increme	Post decrem	Preincremer Add WRFG	File select re	File select re Bank select i	Indirect file	Post increme	Preincremer	Add WREG	File select re File select re	Status regos
Name	TOSU TOSH TOSL STKPTR	PCLATU PCLATH	TBLPTRU TBLPTRU TBL PTRU	TBLPTRL	PRODH	PRODL INTCON	INTCON2 INTCON3	INDF0 ⁽¹⁾	POSTDEC0 ⁽¹⁾	PLUSW0 ⁽¹⁾	FSR0H FSR0L	WREG	INDF1 (1) POSTINC1 (1)	POSTDEC1 ⁽¹⁾	PREINC1 ⁽¹⁾	FSR1H	FSR1L RSR	INDF2 ⁽¹⁾	POSTINC2 ⁽¹⁾	PREINC2 ⁽¹⁾	PLUSW2 ⁽¹⁾	FSK2H FSR2L	STATUS
ddress)xFFF)xFFE)xFFD)xFFD)xFFB)xFFA)xFFA	JXFF9 JXFF8	JXFF7 JXFF6	JXFF5 JXFF4	0xFF3 0xFF2	OxFF1	DXFEF	XFED XFED	XFEC XFEB	XFEA	DXFE8)XFE7 Dvff6	DXFE0	DXFE4 DVFE3	DXFE2	DXFE1	XFDF	XFDE	XFDD	XFDB	XFD9	XFD8



The PIC18 Pipelining

- The PIC18 Divide most of the instruction execution into two stages: instruction fetch and instruction execution.
- Up to two instructions are overlapped in their execution. One instruction is in fetch stage while the second instruction is in execution stage.
- Because of pipelining, each instruction appears to take one instruction cycle to complete.



Figure 1.7 An example of instruction pipeline flow

Copyright @ 2005 Thomson Delmar Learning

Instruction Format

- Format for **byte oriented** instructions

15	10	9	8	7		0
opcode		d	a		f	

d = 0 for result destination to be WREG register.

d = 1 for result destination to be file register (f)

a = 0 to force Access Bank

a = 1 for BSR to select bank

f = 8-bit file register address

Figure 1.8 Byte-oriented file register operations (redraw with permission of Microchip)



Literal operations

- A literal is a number to be operated on directly by the CPU

15		8	7		0
	opcode			k	

k = 8-bit immediate value

Figure 1.11 Literal operations (redraw with permission of Microchip)

Control operations

- These instructions are used to change the program execution sequence and making subroutine calls.



Copyright @ 2005 Thomson Delmar Learning

Access Bank

- In Figures 1.8 to 1.12, PIC18 uses 8 bits to specify a data register (f field).
- Eight bits can specify only 256 registers.
- This limitation forces the PIC18 to divide data registers (up to 4096 bytes) into banks.
- Only one bank is active at a time.
- When operating on a data register in a different bank, bank switching is needed.
- Bank switching incurs overhead and may cause program errors.
- Access bank is created to minimize the problems of bank switching.
- Access bank consists of the lowest 96 bytes in general-purpose registers and the highest 160 bytes of special function registers.
- When operands are in the access bank, no bank switching is needed.

Examples of the Use of Access Bank

1. addwf 0x20,F,A ; add the data register at 0x20 in access bank with WREG ; register and store the sum in 0x20.

- 2. subwf 0x30,F,BANKED ; subtract the value of WREG from the data register
 - ; 0x30 in the bank specified by the current contents
 - ; of the BSR register. The difference is stored in
 - ; data register 0x30.
- 3. addwf 0x40,W,A ; add the WREG register with data register at 0x40 in ; access bank and leaves the sum in WREG.

PIC18 Addressing Modes

- **Register direct**: Use an 8-bit value to specify a data register.

```
movwf 0x20,A ; the value 0x20 is register direct mode
```

- Immediate Mode : A value in the instruction to be used as an operand
 - addlw 0x10 ; add hex value 0x10 to WREG
 - movlw 0x30 ; load 0x30 into WREG
- Inherent Mode: an implied operand
 - andlw 0x3C ; the operand WREG is implied
 - daw ; the operand WREG is implied

- **Indirect Mode:** A special function register (FSRx) is used as a pointer to the actual data register.

Format		Example	
INDFx	x – 0, 1, 2	movwf	INDF0
POSTINCx		movff	POSTINC0,PRODL
POSTDECx		movf	POSTDEC0,W
PREINCx		addwf	PREINC1,F
PLUSWx		movff	PLUSW2,PRODL

Copyright @ 2005 Thomson Delmar Learning

PIC18 Instruction Examples

Data Movement Instruction

lfsr	FSR1,0xB00	; place the value 0xB00 in FSR1
movf	PRODL,W	; copy PRODL into WREG
movff	0x100,0x300	; copy data register 0x100 to data register 0x300
movwf	PRODL,A	; copy WREG to PRODL
swapf	PRODL,F	; swap the upper and lower 4 bits of PRODL
movb	3	; load 3 into BSR
movlw	0x10	; WREG $\leftarrow 0x10$

Copyright @ 2005 Thomson Delmar Learning

Add Instructions

addwf	0x20,F,A	; add data register and WREG and place sum in WREG
addwfc	PRODL,W,A	; add WREG, PRODL, and carry and leave sum ; in WREG
addlw	0x5	; increment WREG by 5
Subtrac	t Instructions	
subfwb	PRODL,F	; PRODL \leftarrow [WREG] – [PRODL] – borrow flag
subwf	PRODH,W	; WREG \leftarrow [PRODH] – [WREG]
subwfb	0x10,F,A	; $0x10 \leftarrow [0x10] - [WREG] - borrow flag$
sublw	0x10	; WREG $\leftarrow 0x10 - [WREG]$

Copyright @ 2005 Thomson Delmar Learning

CISC **RISC** Complex instruction set Simple instruction set Irregular instruction format Regular and fixed instruction format Complex address modes Simple address modes May also pipeline instruction execution Pipelined instruction execution Separated data and program memory Combined data and program memory Most operations can be register to memory Most operations are register to register Take longer time to design and debug Take shorter time to design and debug Provide smaller number of CPU registers Provide large number of CPU registers

Copyright @ 2005 Thomson Delmar Learning